

D. DB. DGV. NS. OR PW PACKAGE

(TOP VIEW)

16**1** Vcc

15 11 1CLR

14 2CLR

13 2CLK

10 2 PRE

9**1** 2Q

12 2K

11 🛛 2J

1CLK

1PRE

1K

1J 🛛 3

1Q 5

1Q

2Q

GND

2

4

6

8

Π7

FEATURES

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.8 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This dual negative-edge-triggered J-K flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. The SN74LVC112A can perform as a toggle flip-flop by tying J and K high.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

| T _A | PACKAGE ⁽¹⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|--------------|-----------------------|------------------|
| | | Tube of 40 | SN74LVC112AD | |
| | SOIC – D | Reel of 2500 | SN74LVC112ADR | LVC112A |
| | | Reel of 250 | SN74LVC112ADT | |
| | SOP – NS | Reel of 2000 | SN74LVC112ANSR | LVC112A |
| –40°C to 85°C | SSOP – DB | Reel of 2000 | SN74LVC112ADBR | LC112A |
| | | Tube of 90 | SN74LVC112APW | |
| | TSSOP – PW | Reel of 2000 | SN74LVC112APWR | LC112A |
| | | Reel of 250 | SN74LVC112APWT | |
| | TVSOP – DGV | Reel of 2000 | SN74LVC112ADGVR | LC112A |

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LVC112A DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET


SCAS289L-JANUARY 1993-REVISED AUGUST 2005



FUNCTION TABLE

| | | INPUTS | | | OUTI | PUTS |
|-----|-----|--------------|---|---|------------------|------------------|
| PRE | CLR | CLK | J | К | q | Q |
| L | Н | Х | Х | Х | Н | L |
| Н | L | Х | Х | Х | L | н |
| L | L | Х | Х | Х | H ⁽¹⁾ | H ⁽¹⁾ |
| н | Н | \downarrow | L | L | Q_0 | |
| н | Н | \downarrow | Н | L | н | L |
| н | Н | \downarrow | L | Н | L | Н |
| н | Н | \downarrow | н | н | Το | gle |
| н | Н | Н | Х | Х | Q_0 | |

(1) The output levels in this configuration may not meet the minimum levels for V_{OH}. Furthermore, this configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)

SCAS289L-JANUARY 1993-REVISED AUGUST 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT | |
|------------------|--|--|------|------|------|--|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V | |
| VI | Input voltage range ⁽²⁾ | -0.5 | 6.5 | V | | |
| Vo | Output voltage range ⁽²⁾⁽³⁾ | Output voltage range ⁽²⁾⁽³⁾ | | | | |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA | |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA | |
| I _O | Continuous output current | | ±50 | mA | | |
| | Continuous current through V_{CC} or GND | | | ±100 | mA | |
| | | D package | | 73 | | |
| | | DB package | | 82 | | |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | DGV package | | 120 | °C/W | |
| | | NS package | | 64 | | |
| | | PW package | | 108 | | |
| T _{stg} | Storage temperature range | · | -65 | 150 | °C | |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

| | | | MIN | MAX | UNIT | |
|---------------------|------------------------------------|------------------------------------|---------------------|----------------------|------|--|
| V | Supply voltage | Operating | 1.65 | 3.6 | V | |
| V _{CC} | Supply voltage | Data retention only | 1.5 | | v | |
| | | V _{CC} = 1.65 V to 1.95 V | $0.65 	imes V_{CC}$ | | | |
| V _{IH} | High-level input voltage | V_{CC} = 2.3 V to 2.7 V | 1.7 | | V | |
| | | V_{CC} = 2.7 V to 3.6 V | 2 | | | |
| | | V _{CC} = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | |
| V _{IL} | Low-level input voltage | V_{CC} = 2.3 V to 2.7 V | | 0.7 | V | |
| | | V_{CC} = 2.7 V to 3.6 V | | 0.8 | | |
| VI | Input voltage | | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | V | |
| | | $V_{CC} = 1.65 V$ | | -4 | | |
| | Llich lovel output ourrent | $V_{CC} = 2.3 V$ | | -8 | A | |
| I _{OH} | High-level output current | $V_{CC} = 2.7 V$ | | -12 | mA | |
| | | $V_{CC} = 3 V$ | | -24 | | |
| | | V _{CC} = 1.65 V | | 4 | | |
| | | $V_{CC} = 2.3 V$ | | 8 | mA | |
| I _{OL} | Low-level output current | $V_{CC} = 2.7 V$ | 12 | | mA | |
| | | $V_{CC} = 3 V$ | | 24 | | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | · · · · · | | 10 | ns/V | |
| T _A | Operating free-air temperature | | -40 | 85 | °C | |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVC112A DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289L-JANUARY 1993-REVISED AUGUST 2005

TEXAS INSTRUMENTS www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CO | NDITIONS | V _{cc} | MIN | TYP ⁽¹⁾ M | IAX | UNIT | | |
|-----------------|---------------------------------------|---------------------------------|-----------------|-----------------------|----------------------|------|------|--|--|
| | I _{OH} = −100 μA | | 1.65 V to 3.6 V | V _{CC} – 0.2 | | | | | |
| | $I_{OH} = -4 \text{ mA}$ | | 1.65 V | 1.2 | | | | | |
| V | I _{OH} = -8 mA | | 2.3 V | 1.7 | | | V | | |
| V _{OH} | 10 m/ | | 2.7 V | 2.2 | | | V | | |
| | I _{OH} = -12 mA | | 3 V | 2.4 | | | | | |
| | I _{OH} = -24 mA | | 3 V | 2.2 | | | | | |
| | I _{OL} = 100 μA | | 1.65 V to 3.6 V | | | 0.2 | | | |
| | I _{OL} = 4 mA | | 1.65 V | | C |).45 | | | |
| V _{OL} | I _{OL} = 8 mA | | 2.3 V | | | 0.7 | V | | |
| | I _{OL} = 12 mA | | 2.7 V | | | 0.4 | | | |
| | I _{OL} = 24 mA | | 3 V | | C |).55 | | | |
| I _I | $V_1 = 5.5 \text{ V or GND}$ | | 3.6 V | | | ±5 | μA | | |
| I _{CC} | $V_{I} = V_{CC}$ or GND, | l _O = 0 | 3.6 V | | | 10 | μA | | |
| ΔI_{CC} | One input at V _{CC} – 0.6 V, | Other inputs at V_{CC} or GND | 2.7 V to 3.6 V | | : | 500 | μA | | |
| Ci | $V_{I} = V_{CC}$ or GND | | 3.3 V | | 4.5 | | pF | | |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | V _{CC} = 1.8 V ± 0.15 V | | V_{CC} = 2.5 V \pm 0.2 V | | V _{CC} = 2.7 V | | V_{CC} = 3.3 V ± 0.3 V | | UNIT | |
|---------------------|---|-----------------------------|-------------------------------------|-----|---------------------------------|-----|-------------------------|-----|-----------------------------|-----|------|--|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| f _{clock} | Clock frequency | | | (1) | | (1) | | 150 | | 150 | MHz | |
| t _w | Pulse duration, CLK high or low | | (1) | | (1) | | 3.3 | | 3.3 | | ns | |
| | Cotup time | Data before $CLK\downarrow$ | (1) | | (1) | | 3.1 | | 2.3 | | | |
| ı _{su} Sei | Setup time | PRE or CLR inactive | (1) | | (1) | | 2.4 | | 1.1 | | ns | |
| t _h | Hold time, data after $CLK{\downarrow}$ | | (1) | | (1) | | 2.5 | | 0.7 | | ns | |

(1) This information was not available at the time of publication.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | - | TO | V _{CC} = ± 0.1 | | V _{CC} = ± 0.2 | 2.5 V 2 V | V _{CC} = | 2.7 V | V _{CC} = | 3.3 V ± (| 0.3 V | UNIT |
|------------------|-----------------|----------|-----|----------------------------|-----|----------------------------|--------------|-------------------|-------|-------------------|-----------|-------|------|
| | | (OUTPUT) | MIN | MAX | MIN | MAX | MIN | MAX | MIN | TYP | MAX | | |
| f _{max} | | | (1) | | (1) | | 150 | | 150 | | | MHz | |
| + | CLR or PRE | Q or Q | (1) | (1) | (1) | (1) | | 5.5 | 1 | 3.4 | 4.8 | 20 | |
| t _{pd} | CLK | QUQ | (1) | (1) | (1) | (1) | | 7.1 | 1 | 3.5 | 5.9 | ns | |

(1) This information was not available at the time of publication.

Operating Characteristics


 $T_A = 25^{\circ}C$

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V TYP | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT |
|-----------------|-------------------------------|-----------------|--------------------------------|--------------------------------|--------------------------------|------|
| C _{pd} | Power dissipation capacitance | f = 10 MHz | (1) | (1) | 24 | pF |

(1) This information was not available at the time of publication.


SCAS289L-JANUARY 1993-REVISED AUGUST 2005

PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| | INPUTS | | | | • | - | |
|--------------------|-----------------|--------------------------------|--------------------|-------------------|-------|--------------|--------------|
| V _{CC} | vı | t _r /t _f | VM | V _{LOAD} | CL | RL | V_{Δ} |
| 1.8 V \pm 0.15 V | v _{cc} | ≤2 ns | V _{CC} /2 | $2 \times V_{CC}$ | 30 pF | 1 k Ω | 0.15 V |
| 2.5 V \pm 0.2 V | V _{CC} | ≤2 ns | V _{CC} /2 | $2 \times V_{CC}$ | 30 pF | 500 Ω | 0.15 V |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| 3.3 V \pm 0.3 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{PLZ} \, \text{and} \, t_{PHZ} \, \text{are the same as} \, t_{dis}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN74LVC112AD | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADBLE | OBSOLETE | SSOP | DB | 16 | | TBD | Call TI | Call TI |
| SN74LVC112ADBR | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADBRE4 | ACTIVE | SSOP | DB | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADGVR | ACTIVE | TVSOP | DGV | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADGVRE4 | ACTIVE | TVSOP | DGV | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADT | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ADTE4 | ACTIVE | SOIC | D | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ANSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112ANSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112APW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112APWE4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112APWLE | OBSOLETE | TSSOP | PW | 16 | | TBD | Call TI | Call TI |
| SN74LVC112APWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112APWRE4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112APWT | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LVC112APWTE4 | ACTIVE | TSSOP | PW | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements





for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated